Abstract-This paper proposes an analytical model describing the generation of switching current noise in CMOS substrates. The model eliminates the need for SPICE simulations in existing methods by conducting a transient analysis on a generic CMOS inverter and approximating the switching current waveform using a Modified Raised Cosine (MORAC) equation. The proposed model is scalable, easy to implement and capable of predicting the spectral peak frequency of the substrate noise. The validation has been done via simulations and measurements. Good agreement has been found between the modeled and the measured results.
I. INTRODUCTION
Substrate noise is one of the most important concerns in mixed-signal IC designs [1] . As illustrated in Fig. 1(a) , since digital circuits and analog/RF circuits share the same substrate in mixed-signal ICs, the switching current (I s (t)) generated by digital circuits can be coupled to sensitive analog/RF circuits through the substrate and presents as undesired noise [2] . The noise may cause significant variation of the back-gate voltage or be directly coupled to the inputs of the analog/RF circuits and deteriorate the circuits' performance. To solve this issue, understanding the mechanism of substrate noise is mandatory and a number of efforts have been made for substrate noise characterization [3] [4] [5] [6] .
Substrate noise characterization mainly involves two steps: modeling the generation of the switching noise, and modeling its coupling through the substrate. While the coupling can be modeled using a simple equivalent circuit network [3, 4] , modeling the generation of the switching noise is relatively difficult. This is because the expression of the noise source (I s (t)) is usually complicated and not in a closed form. Thus, simple approximations such as triangular waveforms ( Fig. 1(c) ) have been used to represent the switching current in order to simplify the noise characterization [3] . However, this type of models need to extract the key parameters of the triangular waveform (t pon , t psl , t tw and I p in Fig. 1(c) ) using SPICE simulation [3] , providing only limited insights into the mechanism of the switching noise. Recently, another method has been proposed to characterize substrate noise by modeling the generation and propagation of switching current noise in digital cells using mathematical waveforms and a coupling transfer function, respectively [6] . However, the switching current source is simplified to digital cell level in this method. Thus for each specific digital cell the switching current waveform needs to be obtained by SPICE simulation, which degrades its feasibility. To achieve more insights into the noise generation mechanism, an analytical model for the switching current in digital circuits is desired. This paper proposes an analytical model for the switching noise in individual CMOS inverters, aiming to reveal more insights into the noise generation mechanism and pave the way for analytical modeling of switching noise in large scale digital blocks. The model approximates the switching current waveform using a modified raised cosine (MORAC) equation. And the expressions for the parameters in the equation have been derived by conducting a transient analysis on a generic CMOS inverter, eliminating the SPICE simulations required in existing methods. Based on the analysis, the expressions for t pon , t psl , t tw and I p needed in the conventional triangular model ( Fig. 1(c) ) have been provided as well. The transfer function modeling the injection and propagation of the switching current is also discussed. Combining the switching current model and the transfer function, the peak frequency where locates the most severe substrate noise can be predicted.
II. THE PROPOSED MODEL
In this paper, the switching current is modeled as a current source I s (t) (Fig. 1(b) ) and the coupling and propagation of the switching noise is modeled by a circuit network. The model neglects the source/drain to bulk capacitive coupling and impact ionization (coupling 2, 3 in Fig. 1(a) ). This is to simplify the analysis as the power/ground contacts coupling (coupling 1 in Fig. 1(a) ) dominates the injection effects [2] . 
(1)
A. Calculating t pon , t psl , t tw and I p A typical schematic of an inverter with a capacitive load is shown in Fig. 2(a) , where I p (t) is the drain current of the PMOS, I n (t) is the drain current of the NMOS and I ch (t) is the current charging/discharging the capacitor load. In this study, the short circuit current during switching transients is neglected to simplify analysis. Thus I p (t) is I s (t) in Fig.  1(b) . One low-to-high switching transient of the inverter is shown in Fig. 2(b) , while a high-to-low transient is similar in principle. As V in falls, the PMOS is turned on at time t pon , and start charging C L . When V out (t) reaches V opsl at t psl and V out (t psl ) − V in (t psl ) = |V tp |, where V tp is the threshold voltage, the PMOS leaves the saturation region and enters the linear region. V of is the output voltage at the falling time t f . The time when the output reaches 0.99·V DD is defined as t tw .
In the Square-law MOSFET model the transistor drain current is expressed as [7] 
where V Dsat = V GS − V t , and V DS , V GS are the drain-source, gate-source voltage respectively. V t denotes the threshold voltage. For generic analysis, corresponding lowercase letters are used to denote voltages normalized by V DD in the following analysis. For example, v out (t) = V out (t)/V DD . Considering Fig. 2(b) , the input voltage waveform is assumed to have a falling ramp slope of s f = −1/t f :
With this, the parameters of the switching current can be derived based on the expression of v out , which can be found by solving the differential equation
where I p (t) can be replaced using Eq. (2) or (3) with corresponding terminal voltages [7, 8] . 
Case B:
where p = V tp /V DD , and v opsl can be found by solving the equation
Furthermore, t tw can be found by
where v of can be determined from
In addition, it is easy to derive that t pon = v tp /s f , and
B. Modified Raised Cosine (MORAC) model
Region 1: 0 < t < t pon .
Region 2: t pon < t < t psl .
where a l is determined so that
Region 3: t psl < t < t tw .
where a r is determined so that
(1 + cos(a r (t tw − t psl )))/2 = 0.01;
Region 4: t tw < t.
The Fourier transform of the MORAC model waveform is
where t ml = t psl − t pon , t mr = t tw − t psl and
The rule of thumb to calculate the -3 dB cut-off frequency is
III. SIMULATION AND PEAK FREQUENCY PREDICTION
The proposed MORAC mode is validated by HSPICE simulation using a 0.18 μm CMOS process with 0.34 μm option. (6) to (11) are functions of the term K p V DD /C L and p, which means that the inverters having the same V t , V in (t) and K p V DD /C L generate switching currents with the same t pon , t psl and t tw . Thus the example shown here represents a group of general scenarios. The modeled and simulated switching current for case A and B are shown in Fig. 3 and Fig. 4 respectively. The results using triangular mode and the directly calculated switching current using Eq. (5) (denoted as Calculation) are shown as well. It can be seen that the MORAC model matches the simulated results very well and superior than the triangular model at frequencies lower than 300 MHz. It is also noted that the MORAC model has similar error level at further higher frequencies. But the magnitude of the switching current is significantly low (<-50 dB) at those frequencies and is less of concern. From Fig. 3 (b) and Fig.  4 (b) it can be seen that most energy of the switching current pulse is at low frequencies. Further, H(jω) in Eq. (1) can be reformulated as
where A is −C d R ob (Rd + Rs). H(jω) is found to have one zero at 0 rad/s and another at (
The two poles are given as
where R is (R d +R s +R b +R ob ). Since neither the poles nor the second zero is located at 0 Hz, there exists a frequency band from DC to a higher frequency, where H(jω) can be simplified as
Since the magnitude of Ajω is a 20 dB/decade line in frequency domain and the substrate noise has a constant magnitude at lower frequencies, the magnitude peak of the substrate noise is close to, and can be predicted using the -3 dB cut-off frequency (Eq. (21)).
IV. EXPERIMENTAL VERIFICATION
A test chip composed of an inverter and a substrate noise detector has been fabricated using a standard 0.18 μm CMOS process for experimental verification. The microphotograph of the test chip is shown in Fig. 6 . The PMOS and NMOS devices are 600 μm and 300 μm wide respectively, and both transistors have the same length of 0.34 μm. In this case, K p of the PMOS is 0.04. The value of the load capacitor is 20 pF. By comparing v opsl and v of obtained from Eq. (9) and (11) respectively, the MORAC model of case B is applicable in this test. A periodic square wave signal was used as input. The substrate noise was measured using a spectrum analyzer from an ohmic contact connected to the substrate [8] . Since the input signal is periodic, the substrate noise is periodic as well. Based on Parseval's theorem, the term
is the average power of the switching noise at its k(th) harmonic. T is the period of the input signal and k is an integer. The magnitude of V sub (jω) depends on the layout and the circuit parameters. To have accurate magnitude prediction of the substrate noise, the value of R ob (R d + R s ) in A needs to be extracted from layout and bonding wires [3, 6] . But A and T affect only the magnitude of the substrate noise but not the spectral envelope, which is given by the term
Therefore the measured PSDs of the substrate noise were compared with the spectral envelopes calculated using Eq. Fig. 5(a) for the case of 20 MHz and the falling time is 17.8 ns. This is because the mode is based on the assumption of no short current and it is less valid for cases with long falling time. In addition, relatively bigger errors are found at higher frequencies in all results. This might be explained by the simplification of H(jω) to Ajω. At last, the calculated -3 dB cut-off frequencies and the measured frequencies of the spectral peaks of the substrate noise are shown in Table I . The calculated cut-off frequencies provide a good prediction of, yet relatively higher than the measured peak frequencies.
Considering that the attenuation of the measurement setup at higher frequencies has been included, the predicted cut-off frequency should be more accurate for on-chip substrate noise.
V. CONCLUSION This paper proposes an analytical model providing an insight understanding of the generation and propagation of switching noise in CMOS technologies. The model needs no SPICE simulations which are mandatory in existing methods. Based on the model, the spectral peak frequency of the substrate noise can be predicted, which is useful for noise impact evaluation in mixed-signal IC designs. A test chip has been fabricated using a 0.18 μm CMOS process for validation and good agreement has been found between the modeled and measured results.
